钌在纳米尺度集成电路互连中的应用与挑战

Application and challenges of ruthenium in nanoscale integrated circuit interconnects

  • 摘要: 随着集成电路工艺进入纳米尺度,传统铜互连面临电阻尺寸效应加剧及电迁移失效等问题,导致线电阻显著增加;同时,线间与层间电容的增强以及低介电材料的局限性共同引发寄生电容上升,进一步恶化互连电容-电阻延迟。在此背景下,亟需新型互连材料结合工艺优化以提升互连性能。钌作为下一代互连候选材料,凭借其较短的电子平均自由程和高内聚能,在纳米尺度下表现出低电阻尺寸效应及优异的抗电迁移特性。此外,钌具有良好的界面稳定性,无需扩散阻挡层即可实现工艺集成。其干法刻蚀特性支持图形化处理,兼容半大马士革工艺及空气隙结构,从而有效降低互连结构的电阻和寄生电容。本文系统阐述了钌在纳米尺度下的量子输运机制、先进沉积技术及集成方案的研究进展,为后铜时代互连技术的发展提供理论支撑与技术路径参考。

     

    Abstract: With the progression of integrated circuit technology into the nanoscale domain, conventional copper interconnects encounter growing challenges. These include increased resistivity due to size-dependent effects and electromigration-induced failures, which contribute to higher line resistance. Additionally, the rise in line-to-line and interlayer capacitance, compounded by the limitations of low-k dielectric materials, results in heightened parasitic capacitance and a corresponding degradation of interconnect RC delay. In response to these challenges, there is an urgent demand for innovative interconnect materials and refined processing techniques to enhance interconnect performance. Ruthenium (Ru), recognized as a promising candidate for next-generation interconnects, presents several inherent advantages at the nanoscale. Its short electron mean free path and high cohesive energy confer reduced resistivity scaling effects and superior electromigration resistance. Furthermore, Ru demonstrates excellent interfacial stability, eliminating the necessity for diffusion barrier layers. From a process integration standpoint, Ru facilitates dry etching-based patterning, ensuring compatibility with semi-damascene processes and air-gap structures, thus aiding in the reduction of both interconnect resistance and parasitic capacitance. This paper provides a comprehensive review of the quantum transport mechanisms of Ru at the nanoscale, recent advancements in deposition technologies, and integration strategies, offering theoretical insights and technological pathways for the advancement of post-Cu interconnect solutions.

     

/

返回文章
返回